

TFT LCD Approval Specification

MODEL NO.: V420H1 – LH7

Customer:	
Approved by:	
Note:	

Approved By	TV Head Division	
Approved By	LY Chen	

Reviewed By	QA Dept.	Product Development Div.	
	Kc_Ko	WT Lin	

Prepared By	LCD TV Marketing and Product Management Div.			
Frepared by	Wang-Yang Li	David Chen		





②

CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	E
1.1 OVERVIEW	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	
2.3 ELECTRICAL ABSOLUTE RATINGS	8
2.3.1 TFT LCD MODULE	
2.3.2 BACKLIGHT INVERTER UNIT	
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	11
3.2.1 LAMP SPECIFICATION	11
3.2.2 ELECTRICAL SPECIFICATION	11
3.2.3 INVERTER INTERFACE CHARACTERISTICS	13
4. BLOCK DIAGRAM OF INTERFACE	15
4.1 TFT LCD MODULE	15
5. INPUT TERMINAL PIN ASSIGNMENT	16
5.1 TFT LCD Module Input	16
5.2 BACKLIGHT UNIT	20
5.3 INVERTER UNIT	20
5.4 BLOCK DIAGRAM OF INTERFACE	20
5.5 LVDS INTERFACE	24
5.6 COLOR DATA INPUT ASSIGNMENT	25
6. INTERFACE TIMING	26
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	
0.1 IN 01 GIGNAL HIVING OF LOW DATIONS	20





Approval

6.2 POWER ON/OFF SEQUENCE	 28
7. OPTICAL CHARACTERISTICS	 29
7.1 TEST CONDITIONS	 29
7.2 OPTICAL SPECIFICATIONS	 30
8. PRECAUTIONS	33
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	33
8.2 SAFETY PRECAUTIONS	33
9. DEFINITION OF LABELS	 34
9.1 CMO MODULE LABEL	34
10. PACKAGING	 35
10.1 PACKAGING SPECIFICATIONS	35
10.2 PACKAGING METHOD	 35
11. MECHANICAL CHARACTERISTICS	37





Approval

REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 0.0	Oct. 30, 2008	All	All	The tentative specification was first issued.
Ver. 1.0	Dec. 24, 2008	5	1.1	Modified "8 bit + FRC" to "10 bit"
		11	3.2.1	Updated lamp specification
		11-12	3.2.2	Updated electrical specification
		13-14	3.2.3	Updated inverter interface characteristics
		20	5.3	Updated inverter pin 12 define
		30	7.2	Updated optical specifications
		35	10.2	Updated packaging method
Ver. 1.1	Dec. 31, 2008	13	3.2.3	Add note(4)
Ver. 2.0	Jun. 1, 2009	5	1.2	Modified Response Time
	,	9	3.1	Modified Power Supply Current and Rush Current
		11	3.2.1	Modified Lamp Input Voltage, Current, and Turn On
			0	Voltage
		11	3.2.2	Modified Power Consumption, Power Supply Current,
		' '	0.2.2	Input Ripple Noise, and Minimum Duty Ratio
				Modified Note(1)-(7)
		13	3.2.3	Modified Internal PWM Control Voltage and Status Signal
		'	0.2.0	Deleted Note (4)
		26	6.1	Updated frame rate 120Hz/100Hz max/min
		29	7.1	Modified Lamp Current
		30	7.1	Modified Response Time and Color Chromaticity
		30	1.2	Involution response Time and Color Chromaticity
			1	
	•			
			1	
			1	
			1	
1			1	
1			1	
			1	
1			1	
1			1	



Issue Date:Jun.1.2009 Model No.: V420H1-LH7 Approva

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H1-LH7 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 4ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (10bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to gray average 4.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.07G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





Approval

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	983.0	-	mm	
Module Size	Vertical (V)	-	576.0	-	mm	(1), (2)
	Depth (D)	-	50.8	-	mm	
Weight		-	10400	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.



Issue Date:Jun.1.2009 Model No.: V420H1-LH7


Approva


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Cymbol	Va	lue	Unit	Note	
iteiri	Symbol	Min.	Max.	Offic	NOTE	
Storage Temperature	TST	-20	+60	°C	(1)	
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)	
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)	
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)	

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 $\,^\circ\!\!\mathbb{C}\,$ at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	VCC	-0.3	13.5	٧	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Lamp Voltage	VW		3000	VRMS	
Power Supply Voltage	VBL	0	30	V	(1)
Control Signal Level	- 1	-0.3	7	V	(1), (3)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control and Internal PWM Control.





Issue Date:Jun.1.2009 Model No.: V420H1-LH7

Approval

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter		Symbol	Value Symbol			Unit	Note		
	Parameter		Symbol	Min.	Тур.	Max.	Offic	Note	
Power Sup	ply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Power Sup	ply Ripple Vo	Itage	V _{RP}	-	-	350	mV		
Rush Curre	ent		I _{RUSH}	-	-	5.0	А	(2)	
		White Pattern	-	-	1.6	2.0	А		
Power Sup	ply Current	Vertical Stripe	-	-	1.5	(-)	Α	(3)	
		Black Pattern	-	-	1.0	\(\frac{1}{2} \)	Α		
LVDS interface Common Input Voltage Terminating Resistor		V_{LVC}	1.125	1.25	1.375	V			
		Terminating Resistor		-	100	-	ohm		
CMOS	Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V		
interface	Input Low Th	reshold Voltage	V _{IL}	0	-	0.7	V		


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 120 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.







3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter	Symbol	Value		Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Offic	INOLE	
Lamp Input Voltage	VL	-	1090	-	VRMS	-	
Lamp Current	IL	9.7	10.2	10.7	mARMS	(1)	
Lamp Current	"L	8.2	8.7	9.2		(1)	
Lamp Turn On Voltage	VS	-	-	1910	VRMS	Ta = 0 °C(2)	
Lamp rum On Voltage		-	-	1520	VRMS	Ta = 25 °C(2)	
Operating Frequency	FL	35	-	70	KHz		
Lamp Life Time	LBL	50,000	60,000		Hrs	(4)	

3.2.2 ELECTRICAL SPECIFICATION

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

1a = 25 ± 2 · O)							
Parameter	Symbol		Value		Unit	Note	
raiametei	Syllibol	Min.	Тур.	Max.	Offic	Note	
Power Consumption	P _{BL}		130	133	W	(5),6) IL = 10.2 mA	
Power Consumption	L BL		110	112	l vv	(5),(6) IL = 8.7 mA	
Power Supply Voltage	V_{BL}	22.8	24.0	25.2			
Dower Cumply Current	I _{BL}		5.4	5.6	Α	Non Dimmina	
Power Supply Current			4.6	4.7		Non Dimming	
Input Ripple Noise	-	-		912	mV _{P-P}	V _{BL} =22.8V	
Oscillating Frequency	F _w	39	42	45	kHz	(3)	
Dimming Frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	10	20	-	%	(7)	

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.

Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the






Issue Date:Jun.1.2009 Model No.: V420H1-LH7 Approva

lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and $I_L = 8.2^{\sim} 10.7$ mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 6.1 mA and lighting 30 minutes later.
- Note (7) 10% minimum duty ratio is only valid for electrical operation







Approval

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test		Value		Unit	Note
Parameter	Parameter		Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	V	_	2.0	5.0	5.0	V	
On/Off Control Voltage	OFF	V_{BLON}	_	0	0.8	0.8	V	
Internal PWM Control	MAX	V	_	2.85	3.0	3.15	V	Maximum duty ratio
Voltage	MIN	V _{IPWM}	_	_	0	_	V	Minimum duty ratio
Ctatus Cianal	HI	Ctatus	_	3.0	3.3	3.6	V	Normal
Status Signal	LO	Status	_	0	0.8	0.8	V	Abnormal
VBL Rising Time		Tr1	_	30	_	_	ms	109/ 009/1/
VBL Falling Time		Tf1	_	30	4	_	ms	- 10%-90%V _{BL}
Control Signal Rising Tir	ne	Tr	_	_		100	ms	
Control Signal Falling Ti	me	Tf	_	_		100	ms	
PWM Signal Rising Time)	T _{PWMR}	-) –	50	us	
PWM Signal Falling Time	е	T _{PWMF}	70		_	50	us	
Input Impedance		R _{IN}		1	_	_	МΩ	
PWM Delay Time		T _{PWM}		100	_	_	ms	
DI ON Dalay Time		T _{on}	_	300	_	_	ms	
BLON Delay Time		T _{on1}	_	300	_	_	ms	
BLON Off Time	T _{off}	_	300	_	_	ms		

- Note (1) The dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure.
- Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.


Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL





Approval








Approval

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

CNF1 Connector Pin Assignment (FI-RE51S-HF(JAE) or equivalent)

Pin	Name	Description	Note		
1	GND	Ground			
2	N.C.	No Connection	(1)		
3	N.C.	No Connection	(1)		
4	N.C.	No Connection	(1)		
5	N.C.	No Connection	(1)		
6	N.C.	No Connection	(1)		
7	SELLVDS	LVDS Data Format Selection	(2)		
8	N.C.	No Connection	(1)		
9	N.C.	No Connection	(1)		
10	N.C.	No Connection	(1)		
11	GND	Ground			
12	ARX0-	First pixel Negative LVDS differential data input. Channel 0			
13	ARX0+	First pixel Positive LVDS differential data input. Channel 0			
14	ARX1-	First pixel Negative LVDS differential data input. Channel 1			
15	ARX1+	First pixel Positive LVDS differential data input. Channel 1			
16	ARX2-	First pixel Negative LVDS differential data input. Channel 2			
17	ARX2+	First pixel Positive LVDS differential data input. Channel 2			
18	GND	Ground			
19	ACLK-	First pixel Negative LVDS differential clock input.			
20	ACLK+	First pixel Positive LVDS differential clock input.			
21	GND	Ground			
22	ARX3-	First pixel Negative LVDS differential data input. Channel 3			
23	ARX3+	First pixel Positive LVDS differential data input. Channel 3			
24	ARX4-	First pixel Negative LVDS differential data input. Channel 4			
25	ARX4+	First pixel Positive LVDS differential data input. Channel 4			
26	N.C.	No Connection			
27	N.C.	No Connection	(1)		





Approval

28	BRX0-	Second pixel Negative LVDS differential data input. Channel 0			
29	BRX0+	Second pixel Positive LVDS differential data input. Channel 0			
30	BRX1-	cond pixel Negative LVDS differential data input. Channel 1			
31	BRX1+	Second pixel Positive LVDS differential data input. Channel 1			
32	BRX2-	Second pixel Negative LVDS differential data input. Channel 2			
33	BRX2+	Second pixel Positive LVDS differential data input. Channel 2			
34	GND	Ground			
35	BCLK-	Second pixel Negative LVDS differential clock input.			
36	BCLK+	Second pixel Positive LVDS differential clock input.			
37	GND	Ground			
38	BRX3-	Second pixel Negative LVDS differential data input. Channel 3			
39	BRX3+	Second pixel Positive LVDS differential data input. Channel 3			
40	BRX4-	Second pixel Negative LVDS differential data input. Channel 4			
41	BRX4+	Second pixel Positive LVDS differential data input. Channel 4			
42	N.C.	No Connection	(1)		
43	N.C.	No Connection	(1)		
44	GND	Ground			
45	GND	Ground			
46	GND	Ground			
47	N.C.	No Connection	(1)		
48	VCC	+12V power supply			
49	VCC	+12V power supply			
50	VCC	+12V power supply			
51	VCC	+12V power supply			

CNF2 Connector Pin Assignment (FI-RE41S(JAE) or equivalent)

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)





Approval

6	N.C.	No Connection	(1)
7	N.C.	No Connection	(1)
8	N.C.	No Connection	(1)
9	GND	Ground	
10	CRX0-	Third pixel Negative LVDS differential data input. Channel 0	
11	CRX0+	Third pixel Positive LVDS differential data input. Channel 0	
12	CRX1-	Third pixel Negative LVDS differential data input. Channel 1	
13	CRX1+	Third pixel Positive LVDS differential data input. Channel 1	
14	CRX2-	Third pixel Negative LVDS differential data input. Channel 2	
15	CRX2+	Third pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	CCLK-	Third pixel Negative LVDS differential clock input.	
18	CCLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CRX3-	Third pixel Negative LVDS differential data input. Channel 3	
21	CRX3+	Third pixel Positive LVDS differential data input. Channel 3	
22	CRX4-	Third pixel Negative LVDS differential data input. Channel 4	
23	CRX4+	Third pixel Positive LVDS differential data input. Channel 4	
24	N.C.	No Connection	(1)
25	N.C.	No Connection	(1)
26	DRX0-	Fourth pixel Negative LVDS differential data input. Channel 0	
27	DRX0+	Fourth pixel Positive LVDS differential data input. Channel 0	
28	DRX1-	Fourth pixel Negative LVDS differential data input. Channel 1	
29	DRX1+	Fourth pixel Positive LVDS differential data input. Channel 1	
30	DRX2-	Fourth pixel Negative LVDS differential data input. Channel 2	
31	DRX2+	Fourth pixel Positive LVDS differential data input. Channel 2	
32	GND	Ground	
33	DCLK-	Fourth pixel Negative LVDS differential clock input.	
34	DCLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	DRX3-	Fourth pixel Negative LVDS differential data input. Channel 3	





Approval

37	DRX3+	Fourth pixel Positive LVDS differential data input. Channel 3	
38	DRX4-	ourth pixel Negative LVDS differential data input. Channel 4	
39	DRX4+	ourth pixel Positive LVDS differential data input. Channel 4	
40	N.C.	lo Connection (1)	
41	N.C.	No Connection	(1)

Note (1) Please be reserved to open.

Note (2) Low or Open: VESA Format (Default), High: JEIDA Format.

Note (3) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920






Approval

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink



5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V)
11	31A103	Abnormal(GND)
		Amplitude Dimming Control
12	A_DIM	HI (2.0V ~ 5.0V)
		LO(0~0.8V)
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF





Approval

CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent

	Pin No.	Symbol	Description
ĺ	1	CCFL HOT	CCFL high voltage
	2	CCFL HOT	CCFL high voltage

CN8: 528520870 (Molex) or equivalent

Pin No.	Symbol	Description
1		Board to Board
2	Control Signal	Board to Board
3		Board to Board
4		Board to Board
5		Board to Board
6		Board to Board
7		Board to Board
8		Board to Board


Note (1) Floating of any control signal is not allowed.





Approval

5.4 BLOCK DIAGRAM OF INTERFACE





Issue Date:Jun.1.2009 Model No.: V420H1-LH7

Approva

AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data BR0~BR9: Second pixel R data BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




Issue Date:Jun.1.2009 Model No.: V420H1-LH7 **Approval**

5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

RSVD: Reserved





Approval

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

10.000	data iriput.	1														\oto	Ciar	201													
	Color		Data Signal Red Green								Blue																				
	00101	R9	R8	R7	R6		R4	R3	R2	R1	R0	G9	G8	G7	G6	G5		G3	G2	G1	G0	B9	B8	В7	B6			B3	B2	R1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	Ö	0	0	0	0	Ö	0	0	Ö	0	0	0	0	0	Ö	0	Ö	0	ő
	Green	Ö	Ö	0	0	0	0	0	0	0	0	ĭ	ĭ	1	1	1	1	ĭ	1	1	1	0	0	0	0	0	Ö	Ö	Ö	Ö	ŏ
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0 1	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:			:	:	:	:	:	:	:	:
Of	<u> </u>	١.	١.	:	:	:	:	:	:	:	:	:	:	:	:	:		÷		:	:	;	:	:	:	:	:	1	:	:	:
Red	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Scale	:	1:	l :	1	1	:	1		:		1						N.:	1		:	1						1				•
Of	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	i	1	1	0	1	0	0	0	0	0	0	0	0	0	0
Green	Green (1021)	0	0	0	0	0	0	0	0	0	0		1	i	4	1	1		1	1	Ö	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	l i	li	1	i	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	ò
Gray	. ·				·	•		•		·	·			•	•				•		·	·	·	·			·	·		•	
Scale	1	l :	l :	l :	l :	:	:						:				:	l :		:	l :	:	l :	l :			l :	:	l :		:
Of	Blue (1021)	0	Ö	0	0	0	Ö	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
Blue	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
L		<u> </u>	1			_			-4	_								<u> </u>			<u> </u>		<u> </u>	<u> </u>	I		<u> </u>				

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Issue Date:Jun.1.2009 Model No.: V420H1-LH7

Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver	Frequency	1/Tc	60	74.25	80	MHz	-
Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-
LVDS Receiver	Setup Time	Tlvsu	600	-	-	ps	-
Data	Hold Time	Tlvhd	600	-	-	ps	-
	Frame Rate		117	120	123	Hz	
Vertical Active Display	Total	Tv	1115	1125	1139	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	59	Th	-
Horizontal	Total	Th	540	550	575	Тс	Th=Thd+Thb
Active Display	Display	Thd	480	480	480	Tc	-
Term	Blank	Thb	60	70	95	Тс	-


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver	Frequency	1/Tc	60	74.25	80	MHz	-
Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-
	Setup Time	Tlvsu	600	-	-	ps	-
	Hold Time	Tlvhd	600	-	-	ps	-
LVDS Receiver	Frame Rate		97	100	103	Hz	
Data	Total	Tv	1115	1125	1139	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	59	Th	-
Horizontal	Total	Th	540	550	575	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	480	480	480	Tc	-
leiiii	Blank	Thb	60	70	95	Tc	-

Note: Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.




Approval

INPUT SIGNAL TIMING DIAGRAM



LVDS INPUT INTERFACE TIMING DIAGRAM








6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	оС			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	VCC	12	V			
Input Signal	According to typical v	lue in "3. ELECTRICAL CHARACTERISTICS"				
Lamp Current	IL	10.2	mA			
Oscillating Frequency (Inverter)	FW	TBD	KHz			
Vertical Frame Rate	Fr	120	Hz			

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







Approval

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note		
Contrast Ratio		CR			4000	-	-	Note (2)		
Response Time		Gray to gray		-	4.5	-	ms	Note (3)		
Center Luminance of White		LC		-	500	-	cd/m ²	Note (4)		
White Variation	า	δW		-	-	1.3	-	Note (6)		
Cross Talk		СТ		-	-	4	%	Note (5)		
	Pod	Rx			0.640		-			
	neu	Ry	$\theta x = 0^{\circ}, \ \theta y = 0^{\circ}$	Тур.	0.332	Тур.	-			
	Groon	Gx	at normal direction		0.267		-			
	Green	Gy			0.595		-			
Color Chromaticity	Blue	Bx		-0.03	0.150	+0.03	-	-		
-		Ву			0.063		-			
	\\/\bita	Wx			0.280		-			
White Variation δW - - 1.3 Cross Talk CT - - 4 Red Ry θx=0°, θy =0° Viewing angle at normal direction 0.332 0.267 Green Gy Typ0.03 0.595 Typ. +0.03 Color Chromaticity By 0.063 Typ0.03		-								
	Color Gamut	C.G		-	72	- cd/m² Note (4) 1.3 - Note (6) 4 % Note (5) 0				
	Horizontal	θ x +		80	88	ı				
Viewing Angle	Tionzoniai	θх-	CD> 20	80	88	-	Dog	Noto (1)		
Viewing Angle	Vortical	θΥ+	Un220	80	88	4.5 - ms Note 500 - cd/m² Note - 1.3 - Note - 4 % Note 0.640 0.332 0.267 0.595 Typ 0.150 0.063 0.280 0.285 72 - % NTS 88 88 88 88	INOTE (I)			
	vertical	θ Υ-		80	88	-				
Gamma				-	2.2	-	-	-		

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R





 θ_V + = 90°

 $\theta X + = 90^{\circ}$

Note (2) Definition of Contrast Ratio (CR):

6 o' clock


 $\theta v = 90^{\circ}$

The contrast ratio can be calculated by the following expression.

Surface Luminance with all white pixels Surface Luminance with all black pixels Contrast Ratio (CR) =

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892, 1023 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 1023 at center point and 5 points

 $L_C = L$ (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).



Issue Date:Jun.1.2009 Model No.: V420H1-LH7

Approval


Note (5) Definition of Cross Talk (CT):

$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 1023 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (7) ECO mode:

ECO mode was selected by inverter pin: A_DIM.



Issue Date:Jun.1.2009 Model No.: V420H1-LH7 Approva

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight. [3]
- Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- Do not disassemble the module. [6]
- Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily [7] scratched.
- Moisture can easily penetrate into LCD module and may cause the damage during operation. [8]
- When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- After the module's end of life, it is not harmful in case of normal operation and storage.

RoHS




Global LCD Panel Exchange Center

Issue Date:Jun.1.2009 Model No.: V420H1-LH7 Approval

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V420H1-LH7

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issue Date:Jun.1.2009 Model No.: V420H1-LH7

Approval

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1100(L)x317(W)x670(H)mm
- (3) Weight: Approx. 53.17Kg(4 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method



Approval

Sea / Land Transportation (40ft HQ Container)



Air Transportation & Sea / Land Transportation (40ft Container)





Figure.10-2 packing method



Approval


11. MECHANICAL CHARACTERISTICS







Approval





Approval

